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Fabrication of Gate-Electrode Integrated Carbon-Nanotube
Bundle Field Emitters 
Emission tips and a gate electrode are integrated into a monolithic device. 
NASA’s Jet Propulsion Laboratory, Pasadena, California
A continuing effort to develop car-
bon-nanotube-based field emitters (cold
cathodes) as high-current-density elec-
tron sources has yielded an optimized
device design and a fabrication scheme
to implement the design. One major el-
ement of the device design is to use a
planar array of bundles of carbon nan-
otubes as the field-emission tips and to
optimize the critical dimensions of the
array (principally, heights of bundles
and distances between them) to obtain
high area-averaged current density and
high reliability over a long operational
lifetime — a concept that was discussed
in more detail in “Arrays of Bundles of
Carbon Nanotubes as Field Emitters”
(NPO-40817), NASA Tech Briefs, Vol. 31,
No. 2 (February 2007), page 58. An-
other major element of the design is to
configure the gate electrodes (anodes
used to extract, accelerate, and/or focus
electrons) as a ring that overhangs a re-
cess wherein the bundles of nanotubes
are located [see Figure 1(a)], such that
by virtue of the proximity between the
ring and the bundles, a relatively low ap-
plied potential suffices to generate the
large electric field needed for emission
of electrons.
A fabrication process to monolithi-
cally integrate multiple electrodes is as
follows. The starting workpiece is a com-
mercially available double silicon-on-in-
sulator (SOI) wafer comprising, from
top layer to the bottom, a silicon device
layer (1), a silicon dioxide (buried
oxide) layer (2), another silicon device
layer (3) on top of a silicon dioxide
(buried oxide) layer (4), and a thick sil-
icon substrate (bottom) layer (5). A
schematic representation of the starting
substrate is shown in Figure 2(a). After
lithographic patterning followed by a
combination of wet etching, deep reac-
tive-ion etching (DRIE) and isotropic sil-
icon etch by xenon difluoride (XeF2)
gas, overhanging gate and undercutting
recess profiles are defined in the sub-
strate. The iron catalytic dots are pre-
pared at the bottom surface of the hole
and carbon nanotube bundles are
grown from them. Figures 1(a) shows a
3-D sketch and (b) shows an SEM micro-
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Figure 2. These are Simplified Cross Sections
(not to scale) of the device of Figure 1 at various
stages of fabrication.
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Figure 1. A Gate Electrode Overhangs a recess containing an array of bundles of carbon nanotubes (see part a). In part (b) are scanning electron micro-
graph (SEM) images of fabricated field-emitter devices.
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graph of a completed device. In a com-
pleted device, the layer (1) acts as the
gate electrode and layer (3) provides the
mechanical support to achieve over-
hanging. However, layer (3) can also be
used as an additional electrode for beam
tailoring if required. Similarly, by using
multiple-silicon-layer SOI substrates,
monolithic integration of multiple elec-
trodes can be achieved.
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